[PATCH] D41173: [X86][AVX512F_256]: Adding full coverage of MC encoding for the AVX512F 256 bits isa sets.<NFC>

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jan 11 17:59:11 PST 2018


craig.topper added a comment.

There are some VEX encoded instructions in the 64-bit test file. It probably can't be helped in the 32-bit file since you can't use xmm16-31



================
Comment at: test/MC/X86/AVX512F_256-64.s:2024
+// CHECK: vcvtpd2dqy 2048(%rdx,%rax,4), %xmm15 
+// CHECK: encoding: [0xc5,0x7f,0xe6,0xbc,0x82,0x00,0x08,0x00,0x00]       
+vcvtpd2dqy 2048(%rdx,%rax,4), %xmm15 
----------------
This is an VEX encoded instruction. Use %xmm16-%xmm31


Repository:
  rL LLVM

https://reviews.llvm.org/D41173





More information about the llvm-commits mailing list