[PATCH] D29397: [DAGCombiner] Support bswap as a part of load combine patterns

Filipe Cabecinhas via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 1 09:06:30 PST 2017


filcab added inline comments.


================
Comment at: test/CodeGen/ARM/load-combine-big-endian.ll:428
+; CHECK: ldr r0, [r0]
+; CHECK-NEXT: mov r1, #65280
+; CHECK-NEXT: mov r2, #16711680
----------------
rengolin wrote:
> I'm surprised this doesn't use `REV16`.
`REV16` has `               Requires<[IsARM, HasV6]>,`, but from the run lines, it seems that the default for "arm" is probably before v6 (I tried looking for the default, but couldn't find it).
Could that be it?


https://reviews.llvm.org/D29397





More information about the llvm-commits mailing list