[patch] implement __clear_cache for arm32 & mips
narayan at google.com
Wed Mar 5 10:18:29 PST 2014
Thanks jfb :
Just to be clear
* It would be better to put the ARM code with the NetBSD ARM code, not
I don't see how I can combine them, (since struct arm_sync_icache_args
it's BSD specific). I can move the two implementations together in the
> * Some platforms apparently fail doing this properly, and syscall
> returns an error. I don't know if Android guarantees that this works, but
> it may be worth checking the return value and aborting on syscall failure.
There's several critical codepaths on android that assume success. I don't
CTS test that ensures that android kernels support it, though. I don't mind
abort, since it's pretty dangerous to assume that it will succeeds. What's
"accepted" way to do that ? call compilerrt_abort() ?
> * JITs I've seen all use inline asm with a straight call to svc (with
> proper ARM/Thumb headache). There seems to be mysticism around this that
> I've never quite grasped, since the compiler should just emit the svc. See:
I somewhat naively assumed that there would be code does this somewhere
in the compiler-rt codebase, but there doesn't appear to be any.
Is using the chromium code here an option ? Is the v8 / chromium license
compatible with compiler-rt's ? Where does third party code go ?
> On Wed, Feb 26, 2014 at 8:36 AM, Narayan Kamath <narayan at google.com>wrote:
>> Note that both arm32 and mips flavours of this code generate
>> a syscall.
>> Save Rainforests
>> llvm-commits mailing list
>> llvm-commits at cs.uiuc.edu
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the llvm-commits