[llvm-bugs] [Bug 33011] New: MVN instruction "Upredictable" bit patterns incorrect
llvm-bugs at lists.llvm.org
Thu May 11 15:37:03 PDT 2017
Bug ID: 33011
Summary: MVN instruction "Upredictable" bit patterns incorrect
Component: Backend: ARM
Assignee: unassignedbugs at nondot.org
Reporter: jtd at galois.com
CC: llvm-bugs at lists.llvm.org
The MVN instructions in the TGEN data for ARM have all-zero Unpredictable
pattens, but the ARM architecture manual specifies some bits in MVN
instructions as expected to be zero but unpredictable otherwise.
ARM manual version: ARMv7-A and ARMv7-R edition, ARM DDI 0406C.b (ID072512)
Relevant sections: A8.8.116, A8.8.117
Instruction variants affected in LLVM ISA definition for ARM: MVNsr, MVNi,
For all of these variants, the ARM ARM specifies that bit positions [19:16]
should be zero and unpredictable otherwise. All variants in LLVM 4.0 declare
these to have no unpredictable bits.
You are receiving this mail because:
You are on the CC list for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the llvm-bugs