[llvm-branch-commits] [clang] f53ab95 - [ReleaseNotes]: Add PowerPC release notes for LLVM 16.0.0

Amy Kwan via llvm-branch-commits llvm-branch-commits at lists.llvm.org
Wed Mar 1 06:49:36 PST 2023


Author: Amy Kwan
Date: 2023-02-28T23:12:24-06:00
New Revision: f53ab957ead2cba674e72c22dcbd0cd74007940a

URL: https://github.com/llvm/llvm-project/commit/f53ab957ead2cba674e72c22dcbd0cd74007940a
DIFF: https://github.com/llvm/llvm-project/commit/f53ab957ead2cba674e72c22dcbd0cd74007940a.diff

LOG: [ReleaseNotes]: Add PowerPC release notes for LLVM 16.0.0

Added: 
    

Modified: 
    clang/docs/ReleaseNotes.rst
    llvm/docs/ReleaseNotes.rst

Removed: 
    


################################################################################
diff  --git a/clang/docs/ReleaseNotes.rst b/clang/docs/ReleaseNotes.rst
index 5f2c92e7c452..cae9281522be 100644
--- a/clang/docs/ReleaseNotes.rst
+++ b/clang/docs/ReleaseNotes.rst
@@ -893,6 +893,8 @@ Miscellaneous Bug Fixes
 
 - Fix the bug of inserting the ``ZeroInitializationFixit`` before the template
   argument list of ``VarTemplateSpecializationDecl``.
+- Fix the bug where Clang emits constrained float intrinsics when specifying
+  ``-ffp-model=strict -ffp-model=fast``.
 
 Miscellaneous Clang Crashes Fixed
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
@@ -1065,6 +1067,18 @@ AIX Support
 * When using ``-shared``, the clang driver now invokes llvm-nm to create an
   export list if the user doesn't specify one via linker flag or pass an
   alternative export control option.
+* Driver work done for ``-pg`` to link with the right paths and files.
+
+- Improved support for `-bcdtors:mbr` and `-bcdtors:csect` linker flags
+  when linking with -fprofile-generate.
+
+- Enabled LTO support. Requires AIX 7.2 TL5 SP3 or newer, or AIX 7.3. LTO
+  support is implemented with the `libLTO.so` plugin. To specify a
+  
diff erent plugin, use the linker option `-bplugin:<path to plugin>`.
+  To pass options to the plugin, use the linker option `-bplugin_opt:<option>`.
+
+- ``-mcpu`` option's values are checked against a list of known CPUs. An error
+  is reported if the specified CPU model is not found.
 
 WebAssembly Support
 ^^^^^^^^^^^^^^^^^^^

diff  --git a/llvm/docs/ReleaseNotes.rst b/llvm/docs/ReleaseNotes.rst
index 45230e28b6a3..d5206fb1c3b7 100644
--- a/llvm/docs/ReleaseNotes.rst
+++ b/llvm/docs/ReleaseNotes.rst
@@ -112,6 +112,8 @@ Changes to the LLVM IR
 
 * Added ``uinc_wrap`` and ``udec_wrap`` operations to ``atomicrmw``.
 
+* Renamed ``llvm.flt.rounds`` intrinsic to ``llvm.get.rounding``.
+
 Changes to building LLVM
 ------------------------
 
@@ -192,7 +194,43 @@ Changes to the MIPS Backend
 Changes to the PowerPC Backend
 ------------------------------
 
-* ...
+Common PowerPC improvements
+^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+* Supported selecting floating point and 'sync' family of instructions in
+  GlobalISel PowerPC.
+* Comparison operations are now optimized by record form instructions.
+* ``__test_data_class`` built-in now accepts ``__float128`` arguments for
+  Power9 and newer.
+* Fixed incorrect fence insertion in atomic FP operations on PowerPC.
+* Fixed alignment of aggregate with smaller size than register in variadic
+  function on PowerPC 64-bit.
+* CTR loops on PowerPC are now generated after instruction selection.
+* Enabled track-subreg-liveness option by default.
+* Store of link register in function prologue are now generated in location
+  after stack pointer update instructions.
+* Code generation improvements for atomic operations, vector permutes, and
+  constant materialization for some floating point constants.
+* Implement new register classes and a number of new instructions for ``mcpu=future``.
+* Implement byte reverse instructions, and VSX Scalar Quad Precision compares
+  for ``mcpu=pwr10``.
+* Improved load-store forwarding for big-endian mode.
+* Bug fixes.
+
+AIX improvements
+^^^^^^^^^^^^^^^^
+
+* Supported TOC-data, overflow section, R_RBR relocation in XCOFF.
+* Fixed behavior of function sections, cold attribute, and handling of TLS symbols' name prefixes in XCOFF.
+* Fixed redundant spill and reload on AIX 64-bit when paired vector are enabled.
+* Disabled location attribution generation of TLS variables.
+* Fixed the mapping of built-in functions ``__builtin_frexpl``,
+  ``__builtin_ldexpl``, and ``__builtin_modfl`` to ``libm`` routines in 64-bit
+  ``long double`` mode.
+* Implemented ``libunwind`` function ``_Unwind_FindEnclosingFunction`` using
+  traceback table on AIX.
+* Changed to use non-unique implementation for ``typeinfo`` comparison.
+* Codegen work done for ``-pg`` to generate correct calls to ``__mcount``.
 
 Changes to the RISC-V Backend
 -----------------------------
@@ -322,6 +360,8 @@ When emitting CodeView debug information, LLVM will now emit S_CONSTANT records
 for variables optimized into a constant via the SROA and SCCP passes.
 (`D138995 <https://reviews.llvm.org/D138995>`_)
 
+``DW_LANG_C11`` now respects ``-gstrict-dwarf`` option.
+
 Changes to the LLVM tools
 ---------------------------------
 
@@ -333,12 +373,27 @@ Changes to the LLVM tools
   that consume ``llvm-readobj``'s JSON output should update their parsers
   accordingly.
 
+* ``llvm-readobj`` now supports a new option ``--loader-section-header`` to
+  display the loader section header of XCOFF object tiles
+
+* ``llvm-readobj`` now supports a new option ``--loader-section-header`` to
+  display the symbol table of the loader section of XCOFF object files
+
+* ``llvm-readobj`` now supports a new option ``--loader-section-header`` to
+  display relocation entries in the loader section of XCOFF object files
+
+* ``llvm-readobj`` now supports a new option ``--exception-section`` to
+  display exception section entries from XCOFF object files
+
 * ``llvm-objdump`` now uses ``--print-imm-hex`` by default, which brings its
   default behavior closer in line with ``objdump``.
 
 * ``llvm-objcopy`` no longer writes corrupt addresses to empty sections if
   the input file had a nonzero address to an empty section.
 
+* ``llvm-nm`` now supports the environment variable ``OBJECT_MODE`` for the ``-X``
+  option on AIX OS
+
 Changes to LLDB
 ---------------------------------
 


        


More information about the llvm-branch-commits mailing list