[PATCH] D59615: [AArch64] When creating SISD intrinsic calls widen scalar args into a zero vectors, not undef

Amara Emerson via Phabricator via cfe-commits cfe-commits at lists.llvm.org
Fri Aug 14 03:31:13 PDT 2020


aemerson abandoned this revision.
aemerson added a comment.

Seems no one is enthusiastic about this change, so I'm going to drop it.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D59615/new/

https://reviews.llvm.org/D59615



More information about the cfe-commits mailing list