[Mlir-commits] [mlir] [mlir][linalg] Fix rank-reducing insert_slice vectorization writing to wrong dims (PR #226490)

Federico Bruzzone llvmlistbot at llvm.org
Sat Sep 26 02:52:36 PDT 2026


================

----------------
FedericoBruzzone wrote:

`llvm::equal(...)` ignores `permutationMap`. For a non-trailing write map, couldn't this coincidentally match and skip masking even when the real target dims still need it?

Can we gate here to follow what you already do below?

https://github.com/llvm/llvm-project/pull/226490


More information about the Mlir-commits mailing list