[Mlir-commits] [mlir] [MLIR][Linalg] Remove unary named ops (PR #220905)

Javed Absar llvmlistbot at llvm.org
Thu Sep 3 07:50:36 PDT 2026


================
@@ -531,7 +531,7 @@ module attributes {transform.with_named_sequence} {
 //  CHECK-DAG:      %[[SIZE:.+]] = affine.min affine_map<(d0) -> (-d0 + 4, 16)>(%[[IV]])
 //  CHECK-DAG:      %[[ELEM_SRC:.*]] = tensor.extract_slice %[[ARG0]][%[[IV]], 0] [%[[SIZE]], 4] [1, 1]
 //  CHECK-DAG:      %[[ELEM_DEST:.*]] = tensor.extract_slice %[[ELEM_OUT_ARG]][%[[IV]], 0] [%[[SIZE]], 4] [1, 1]
-//      CHECK:      %[[ELEM:.*]] = linalg.exp
+//      CHECK:      %[[ELEM:.*]] = linalg.elementwise kind=#linalg.elementwise_kind<abs>
----------------
javedabsar1 wrote:

Some downstream may have ` .getDefiningOp<linalg::Add|Exp| ... | Op>()` and so they have to move to elementwise first.  Just a statement of consequence of this PR. 

https://github.com/llvm/llvm-project/pull/220905


More information about the Mlir-commits mailing list