[Mlir-commits] [clang] [mlir] [CIR][ABI] Thread indirect-argument address space through call-conv lowering (PR #220214)
llvmlistbot at llvm.org
llvmlistbot at llvm.org
Wed Oct 21 02:15:24 PDT 2026
skc7 wrote:
Superseded by #229991 (address space in ArgClassification) and #230415 (byref lowering). The AMDGPU pointer address-space coercion is in #220197. Closing.
https://github.com/llvm/llvm-project/pull/220214
More information about the Mlir-commits
mailing list