[Mlir-commits] [mlir] [mlir][acc] Lower i1 and/or/xor atomic updates on the containing byte (PR #228551)

Razvan Lupusoru llvmlistbot at llvm.org
Fri Oct 2 11:53:32 PDT 2026

Previous message: [Mlir-commits] [mlir] [mlir][xegpu] Fix shape_cast source layout inference for split dims (PR #226178)
Next message: [Mlir-commits] [mlir] [mlir][acc] Combine gang reduction stores across blocks safely (PR #228505)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/razvanlupusoru approved this pull request.

Thank you.

https://github.com/llvm/llvm-project/pull/228551

Previous message: [Mlir-commits] [mlir] [mlir][xegpu] Fix shape_cast source layout inference for split dims (PR #226178)
Next message: [Mlir-commits] [mlir] [mlir][acc] Combine gang reduction stores across blocks safely (PR #228505)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Mlir-commits mailing list