[Mlir-commits] [mlir] [mlir][vector] Fix mask rank extension for TransferWriteNonPermutationLowering (PR #229852)

Dhairyashil R G llvmlistbot at llvm.org
Sun Nov 1 03:16:02 PST 2026

Previous message: [Mlir-commits] [mlir] [mlir][SPIR-V] Require DotProductInput4x8Bit only for 4-element i8 vectors (PR #237711)
Next message: [Mlir-commits] [mlir] [mlir][vector] Fix mask rank extension for TransferWriteNonPermutationLowering (PR #229852)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/dhairyashilRG edited https://github.com/llvm/llvm-project/pull/229852

Previous message: [Mlir-commits] [mlir] [mlir][SPIR-V] Require DotProductInput4x8Bit only for 4-element i8 vectors (PR #237711)
Next message: [Mlir-commits] [mlir] [mlir][vector] Fix mask rank extension for TransferWriteNonPermutationLowering (PR #229852)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Mlir-commits mailing list