[Mlir-commits] [mlir] [MLIR][AMDGPU] Add permlane16.var and permlanex16.var intrinsic ops (PR #199501)

Acim Maravic llvmlistbot at llvm.org
Wed May 27 02:57:53 PDT 2026


https://github.com/Acim-Maravic closed https://github.com/llvm/llvm-project/pull/199501


More information about the Mlir-commits mailing list