[Mlir-commits] [mlir] [MLIR] [Mem2Reg] Fix unused block argument removal logic (PR #188484)

llvmlistbot at llvm.org llvmlistbot at llvm.org
Wed Mar 25 07:00:41 PDT 2026


=?utf-8?q?Théo?= Degioanni <tdegioanni at nvidia.com>,
=?utf-8?q?Théo?= Degioanni <tdegioanni at nvidia.com>
Message-ID:
In-Reply-To: <llvm.org/llvm/llvm-project/pull/188484 at github.com>


github-actions[bot] wrote:

<!--PREMERGE ADVISOR COMMENT: Windows-->
# :window: Windows x64 Test Results

* 3575 tests passed
* 415 tests skipped
* 1 test failed

## Failed Tests
(click on a test name to see its output)

### MLIR
<details>
<summary>MLIR.Dialect/MemRef/mem2reg.mlir</summary>

```
Exit Code: 1

Command Output (stdout):
--
# RUN: at line 1
c:\_work\llvm-project\llvm-project\build\bin\mlir-opt.exe C:\_work\llvm-project\llvm-project\mlir\test\Dialect\MemRef\mem2reg.mlir --pass-pipeline='builtin.module(func.func(mem2reg{region-simplify=false}))' --split-input-file | c:\_work\llvm-project\llvm-project\build\bin\filecheck.exe C:\_work\llvm-project\llvm-project\mlir\test\Dialect\MemRef\mem2reg.mlir
# executed command: 'c:\_work\llvm-project\llvm-project\build\bin\mlir-opt.exe' 'C:\_work\llvm-project\llvm-project\mlir\test\Dialect\MemRef\mem2reg.mlir' '--pass-pipeline=builtin.module(func.func(mem2reg{region-simplify=false}))' --split-input-file
# note: command had no output on stdout or stderr
# executed command: 'c:\_work\llvm-project\llvm-project\build\bin\filecheck.exe' 'C:\_work\llvm-project\llvm-project\mlir\test\Dialect\MemRef\mem2reg.mlir'
# .---command stderr------------
# | C:\_work\llvm-project\llvm-project\mlir\test\Dialect\MemRef\mem2reg.mlir:248:14: error: undefined variable: MERGE
# | // CHECK: ^[[MERGE]]:
# |              ^
# | <stdin>:128:4: note: possible intended match here
# |  ^bb3: // 2 preds: ^bb1, ^bb2
# |    ^
# | 
# | Input file: <stdin>
# | Check file: C:\_work\llvm-project\llvm-project\mlir\test\Dialect\MemRef\mem2reg.mlir
# | 
# | -dump-input=help explains the following input dump.
# | 
# | Input was:
# | <<<<<<
# |              .
# |              .
# |              .
# |            122:  %c1_i32 = arith.constant 1 : i32 
# |            123:  cf.cond_br %arg0, ^bb1, ^bb2 
# |            124:  ^bb1: // pred: ^bb0 
# |            125:  cf.br ^bb3 
# |            126:  ^bb2: // pred: ^bb0 
# |            127:  cf.br ^bb3 
# | check:248'0                X error: match failed for invalid pattern
# | check:248'1                  undefined variable: MERGE
# |            128:  ^bb3: // 2 preds: ^bb1, ^bb2 
# | check:248'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# | check:248'2        ?                           possible intended match
# |            129:  return %c0_i32 : i32 
# | check:248'0     ~~~~~~~~~~~~~~~~~~~~~~
# |            130:  } 
# | check:248'0     ~~~
# |            131: } 
# | check:248'0     ~~
# |            132:  
# | check:248'0     ~
# | >>>>>>
# `-----------------------------
# error: command failed with exit status: 1

--

```
</details>

If these failures are unrelated to your changes (for example tests are broken or flaky at HEAD), please open an issue at https://github.com/llvm/llvm-project/issues and add the `infrastructure` label.

https://github.com/llvm/llvm-project/pull/188484


More information about the Mlir-commits mailing list