[Mlir-commits] [mlir] [MLIR][XeGPU] Fix dpas f16 output layout (PR #184419)

Jianhui Li llvmlistbot at llvm.org
Fri Mar 20 07:42:05 PDT 2026

Previous message: [Mlir-commits] [mlir] [MLIR][XeGPU] Fix dpas f16 output layout (PR #184419)
Next message: [Mlir-commits] [mlir] [mlir][quant] Fix u8 storage type parsed as signless instead of unsigned (PR #185952)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/Jianhui-Li approved this pull request.

LGTM thanks!

https://github.com/llvm/llvm-project/pull/184419

Previous message: [Mlir-commits] [mlir] [MLIR][XeGPU] Fix dpas f16 output layout (PR #184419)
Next message: [Mlir-commits] [mlir] [mlir][quant] Fix u8 storage type parsed as signless instead of unsigned (PR #185952)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Mlir-commits mailing list