[Mlir-commits] [mlir] [mlir][ControlFlow] Improve time complexity of RegionBranchOpInterface canonicalization patterns (PR #186114)
Yang Bai
llvmlistbot at llvm.org
Fri Mar 13 00:10:12 PDT 2026
================
@@ -653,12 +663,9 @@ static bool isDefinedBefore(Operation *regionBranchOp, Value a, Value b) {
/// reachableValues(%arg0) = {%0, %1}
/// reachableValues(%r) = {%0, %1}
static llvm::SmallDenseSet<Value> computeReachableValuesFromSuccessorInput(
- Value value, const RegionBranchInverseSuccessorMapping &inputToOperands) {
+ Value value, const RegionBranchInverseSuccessorMapping &inputToOperands,
+ unsigned maxReachableValues = 0) {
----------------
yangtetris wrote:
Good idea, done in the new PR.
https://github.com/llvm/llvm-project/pull/186114
More information about the Mlir-commits
mailing list