[Mlir-commits] [mlir] Allow signless integer element types in vector.step (PR #205142)

[llvmlistbot at llvm.org]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp -- mlir/lib/Conversion/VectorToSPIRV/VectorToSPIRV.cpp mlir/lib/Dialect/Vector/IR/VectorOps.cpp mlir/lib/Dialect/Vector/Transforms/LowerVectorStep.cpp --diff_from_common_commit
``````````

:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/mlir/lib/Dialect/Vector/Transforms/LowerVectorStep.cpp b/mlir/lib/Dialect/Vector/Transforms/LowerVectorStep.cpp
index 808b26234..281f9b090 100644
--- a/mlir/lib/Dialect/Vector/Transforms/LowerVectorStep.cpp
+++ b/mlir/lib/Dialect/Vector/Transforms/LowerVectorStep.cpp
@@ -41,8 +41,8 @@ struct StepToArithConstantOpRewrite final : OpRewritePattern<vector::StepOp> {
     unsigned bitWidth = elementType.isIndex()
                             ? IndexType::kInternalStorageBitWidth
                             : elementType.getIntOrFloatBitWidth();
-    SmallVector<APInt> indices = llvm::map_to_vector(
-        llvm::seq(elementCount), [bitWidth](int64_t i) {
+    SmallVector<APInt> indices =
+        llvm::map_to_vector(llvm::seq(elementCount), [bitWidth](int64_t i) {
           return APInt(bitWidth, i, /*isSigned=*/false, /*implicitTrunc=*/true);
         });
     rewriter.replaceOpWithNewOp<arith::ConstantOp>(

``````````

</details>


https://github.com/llvm/llvm-project/pull/205142