[Mlir-commits] [mlir] 2116728 - [MLIR][XeGPU] Enable end-to-end integration test compilation (#207158)
llvmlistbot at llvm.org
llvmlistbot at llvm.org
Thu Jul 2 09:44:28 PDT 2026
Author: Artem Kroviakov
Date: 2026-07-02T18:44:23+02:00
New Revision: 21167283a0d3687db672541b58dbf44c9ad6056a
URL: https://github.com/llvm/llvm-project/commit/21167283a0d3687db672541b58dbf44c9ad6056a
DIFF: https://github.com/llvm/llvm-project/commit/21167283a0d3687db672541b58dbf44c9ad6056a.diff
LOG: [MLIR][XeGPU] Enable end-to-end integration test compilation (#207158)
Added:
Modified:
mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_dequantizeB_F4.mlir
Removed:
################################################################################
diff --git a/mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_dequantizeB_F4.mlir b/mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_dequantizeB_F4.mlir
index 8db649b600350..cb5c5a7422e1b 100644
--- a/mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_dequantizeB_F4.mlir
+++ b/mlir/test/Integration/Dialect/XeGPU/WG/simple_mxfp_gemm_dequantizeB_F4.mlir
@@ -1,12 +1,12 @@
-// RUN: mlir-opt %s --gpu-lower-to-xevm-pipeline="xegpu-op-level=workgroup zebin-chip=cri" \
-// RUN: | mlir-runner \
-// RUN: --shared-libs=%mlir_levelzero_runtime \
-// RUN: --shared-libs=%mlir_runner_utils \
-// RUN: --shared-libs=%mlir_c_runner_utils \
-// RUN: --entry-point-result=void \
-// RUN: | FileCheck %s
-
-// XFAIL: *
+// RUN: mlir-opt %s --gpu-lower-to-xevm-pipeline="xegpu-op-level=workgroup zebin-chip=cri"
+// RUN-DISABLED: | mlir-runner \
+// RUN-DISABLED: --shared-libs=%mlir_levelzero_runtime \
+// RUN-DISABLED: --shared-libs=%mlir_runner_utils \
+// RUN-DISABLED: --shared-libs=%mlir_c_runner_utils \
+// RUN-DISABLED: --entry-point-result=void \
+// RUN-DISABLED: | FileCheck %s
+
+
// Note: layouts used by dpas_mx need to match HW constaint. Otherwise dpas_mx is not unrolled.
#a = #xegpu.layout<sg_layout = [2, 2], sg_data = [16, 1024], inst_data = [8, 16], lane_layout = [1, 16], lane_data = [1, 1]>
#b_packed = #xegpu.layout<sg_layout = [2, 2], sg_data = [512, 16], inst_data = [32, 16], lane_layout = [1, 16], lane_data = [4, 1]>
More information about the Mlir-commits
mailing list