[Mlir-commits] [clang] [mlir] [CIR][AArch64] Add lowering for predicated SVE svdup builtins (zeroing) (PR #175976)

Andrzej Warzyński llvmlistbot at llvm.org
Mon Feb 2 01:16:37 PST 2026

Previous message: [Mlir-commits] [mlir] [mlir] Fix alignment for predicate (i1) vectors (PR #175975)
Next message: [Mlir-commits] [clang] [mlir] [CIR][AArch64] Add lowering for predicated SVE svdup builtins (zeroing) (PR #175976)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/banach-space edited https://github.com/llvm/llvm-project/pull/175976

Previous message: [Mlir-commits] [mlir] [mlir] Fix alignment for predicate (i1) vectors (PR #175975)
Next message: [Mlir-commits] [clang] [mlir] [CIR][AArch64] Add lowering for predicated SVE svdup builtins (zeroing) (PR #175976)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Mlir-commits mailing list