[Mlir-commits] [clang] [llvm] [mlir] [AArch64][llvm] Improve codegen for svldr_vnum_za/svstr_vnum_za (PR #175785)

[Jonathan Thackray]

================
@@ -6099,7 +6099,7 @@ SDValue LowerSMELdrStr(SDValue N, SelectionDAG &DAG, bool IsLoad) {
   SDValue TileSlice = N->getOperand(2);
   SDValue Base = N->getOperand(3);
   SDValue VecNum = N->getOperand(4);
-  int32_t ConstAddend = 0;
+  int64_t ConstAddend = 0;
----------------
jthackray wrote:

Thanks all for your comments. This has taken a back-seat recently due to other work, but I'll see if I can implement your suggestions.

https://github.com/llvm/llvm-project/pull/175785