[Mlir-commits] [mlir] [mlir][SPIR-V] Lower AND/OR/XOR vector reductions (PR #192293)
Igor Wodiany
llvmlistbot at llvm.org
Fri Apr 17 03:31:35 PDT 2026
================
@@ -856,6 +856,105 @@ func.func @reduction_minui(%v : vector<3xi32>, %s: i32) -> i32 {
// -----
+// CHECK-LABEL: func @reduction_and
+// CHECK-SAME: (%[[V:.+]]: vector<4xi32>)
+// CHECK: %[[S0:.+]] = spirv.CompositeExtract %[[V]][0 : i32] : vector<4xi32>
+// CHECK: %[[S1:.+]] = spirv.CompositeExtract %[[V]][1 : i32] : vector<4xi32>
+// CHECK: %[[S2:.+]] = spirv.CompositeExtract %[[V]][2 : i32] : vector<4xi32>
+// CHECK: %[[S3:.+]] = spirv.CompositeExtract %[[V]][3 : i32] : vector<4xi32>
+// CHECK: %[[AND0:.+]] = spirv.BitwiseAnd %[[S0]], %[[S1]]
+// CHECK: %[[AND1:.+]] = spirv.BitwiseAnd %[[AND0]], %[[S2]]
+// CHECK: %[[AND2:.+]] = spirv.BitwiseAnd %[[AND1]], %[[S3]]
----------------
IgWod wrote:
This probably should check for `spirv.BitwiseAnd` four times.
https://github.com/llvm/llvm-project/pull/192293
More information about the Mlir-commits
mailing list