[Mlir-commits] [mlir] [MLIR][XeVM] Re-enable gpu.printf test. (PR #191056)

Sang Ik Lee llvmlistbot at llvm.org
Wed Apr 8 14:24:01 PDT 2026


https://github.com/silee2 created https://github.com/llvm/llvm-project/pull/191056

https://github.com/llvm/llvm-project/pull/188517 fixed regression.

>From b4f0297ca0a3444d168ac5d07354da0a2656c068 Mon Sep 17 00:00:00 2001
From: "Lee, Sang Ik" <sang.ik.lee at intel.com>
Date: Wed, 8 Apr 2026 21:22:23 +0000
Subject: [PATCH] [MLIR][XeVM] Re-enable gpu.printf test.
 https://github.com/llvm/llvm-project/pull/188517 fixed regression.

---
 mlir/test/Integration/Dialect/XeVM/GPU/gpu_printf.mlir | 10 +---------
 1 file changed, 1 insertion(+), 9 deletions(-)

diff --git a/mlir/test/Integration/Dialect/XeVM/GPU/gpu_printf.mlir b/mlir/test/Integration/Dialect/XeVM/GPU/gpu_printf.mlir
index d5f2a2358f1d8..d7c89ad9a8f01 100644
--- a/mlir/test/Integration/Dialect/XeVM/GPU/gpu_printf.mlir
+++ b/mlir/test/Integration/Dialect/XeVM/GPU/gpu_printf.mlir
@@ -1,7 +1,4 @@
-// RUN: mlir-opt %s \
-// RUN: | mlir-opt -pass-pipeline='builtin.module(cse,func.func(gpu-async-region),xevm-attach-target,gpu.module(convert-gpu-to-llvm-spv{use-64bit-index=true},convert-xevm-to-llvm,cse))' \
-// RUN: | mlir-opt -convert-scf-to-cf -convert-cf-to-llvm -convert-vector-to-llvm -convert-arith-to-llvm \
-// RUN: | mlir-opt -gpu-to-llvm -reconcile-unrealized-casts -cse -gpu-module-to-binary \
+// RUN: mlir-opt %s --gpu-lower-to-xevm-pipeline="xegpu-op-level=lane" \
 // RUN: | mlir-runner \
 // RUN:   --shared-libs=%mlir_levelzero_runtime \
 // RUN:   --shared-libs=%mlir_runner_utils \
@@ -9,11 +6,6 @@
 // RUN:   --entry-point-result=void \
 // RUN: | FileCheck %s
 
-// SPIR-V backend generates incorrect printf ops after
-// https://github.com/llvm/llvm-project/pull/178980 changed the way variadic arguments.
-// are handled. Test is expected to fail until the issue is resolved.
-
-// XFAIL: *
 module @test attributes {gpu.container_module} {
   gpu.module @test_module {
     gpu.func @test_printf(%arg0: i32, %arg1: f32) kernel {



More information about the Mlir-commits mailing list