[Mlir-commits] [mlir] [MLIR][Analysis] Fix incorrect RegionBranchOpInterface API usage in SliceWalk (PR #188758)

Hocky Yudhiono llvmlistbot at llvm.org
Wed Apr 1 01:37:48 PDT 2026


================
@@ -83,12 +89,20 @@ mlir::getControlFlowPredecessors(Value value) {
   if (block->isEntryBlock()) {
     if (auto regionBranchOp =
             dyn_cast<RegionBranchOpInterface>(block->getParentOp())) {
-      RegionSuccessor region(blockArg.getParentRegion());
+      RegionSuccessor regionSuccessor(blockArg.getParentRegion());
----------------
hockyy wrote:

nvm, i think the second part is already good 

<img width="825" height="472" alt="Image" src="https://github.com/user-attachments/assets/b233da47-eafb-40f3-8ecb-203286bda047" />

https://github.com/llvm/llvm-project/pull/188758


More information about the Mlir-commits mailing list