[Mlir-commits] [mlir] [ROCDL] Added missing named barrier ops (gfx1250) (PR #162488)

Alan Li llvmlistbot at llvm.org
Wed Oct 8 17:59:52 PDT 2025


================
@@ -292,18 +292,56 @@ def ROCDL_BarrierOp : ROCDL_Op<"barrier"> {
   let assemblyFormat = "attr-dict";
 }
 
+def ROCDLBufferLDS : LLVM_PointerInAddressSpace<3>;
+
+def ROCDL_BarrierInitOp : ROCDL_IntrOp<"s.barrier.init", [], [], [Pure], 0, 0, 0, 0, [1], ["id"]>,
+  Arguments<(ins Arg<ROCDLBufferLDS, "", [MemRead]>:$ptr, I32Attr:$id)> {
----------------
lialan wrote:

See: https://github.com/llvm/llvm-project/blob/main/llvm/test/CodeGen/AMDGPU/s-barrier.ll#L83
so the `s_barrier_init` takes a single `m0` so it should not read mem.

Same is `signal.var`, `join`.

https://github.com/llvm/llvm-project/pull/162488


More information about the Mlir-commits mailing list