[Mlir-commits] [mlir] [mlir][xegpu] Relax rank restriction of TensorDescType (PR #145916)
Charitha Saumya
llvmlistbot at llvm.org
Fri Jun 27 08:47:46 PDT 2025
charithaintc wrote:
shouldn't we add some verification for the transpose case (and transpose bit width) for loadNd?
https://github.com/llvm/llvm-project/pull/145916
More information about the Mlir-commits
mailing list