[Mlir-commits] [mlir] [mlir][vector] Remove bit-width logic tests (PR #143007)

James Newling llvmlistbot at llvm.org
Fri Jun 13 15:50:20 PDT 2025

Previous message: [Mlir-commits] [mlir] [mlir][vector] Remove bit-width logic tests (PR #143007)
Next message: [Mlir-commits] [mlir] [mlir][emitc] Add 'emitc.while' and 'emitc.do' ops to the dialect (PR #143008)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

newling wrote:

On discourse: https://discourse.llvm.org/t/rfc-mlir-vector-modify-remove-bit-width-specific-flattening-linearization/86876

https://github.com/llvm/llvm-project/pull/143007

Previous message: [Mlir-commits] [mlir] [mlir][vector] Remove bit-width logic tests (PR #143007)
Next message: [Mlir-commits] [mlir] [mlir][emitc] Add 'emitc.while' and 'emitc.do' ops to the dialect (PR #143008)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Mlir-commits mailing list