[Mlir-commits] [mlir] 67b9d3f - [mlir] computeSliceParameters: Fix offset when m(0) != 0 (#122492)
llvmlistbot at llvm.org
llvmlistbot at llvm.org
Tue Jan 21 01:34:00 PST 2025
Author: Matthias Gehre
Date: 2025-01-21T10:33:56+01:00
New Revision: 67b9d3ffc2104e9c718510d83e93b3d26cb0872d
URL: https://github.com/llvm/llvm-project/commit/67b9d3ffc2104e9c718510d83e93b3d26cb0872d
DIFF: https://github.com/llvm/llvm-project/commit/67b9d3ffc2104e9c718510d83e93b3d26cb0872d.diff
LOG: [mlir] computeSliceParameters: Fix offset when m(0) != 0 (#122492)
For affine maps where `m(0) != 0`,
like `affine_map<(d0) -> (d0 + 3)` in
```
%generic = linalg.generic
{indexing_maps = [affine_map<(d0) -> (d0 + 3)>,
affine_map<(d0) -> (d0)>],
iterator_types = ["parallel"]} ins(%arg0: tensor<9xf32>) outs(%empty : tensor<6xf32>) {
^bb0(%in : f32, %out: f32):
linalg.yield %in : f32
} -> tensor<6xf32>
```
tiling currently computes the wrong slice offsets. When tiling above
example with a size of 3, it would compute
```
scf.for %i = ...
%slice = tensor.extract_slice %arg0[%i + 3] [6] [1]
linalg.generic
{indexing_maps = [affine_map<(d0) -> (d0 + 3)>,
affine_map<(d0) -> (d0)>],
iterator_types = ["parallel"]} ins(%slice: tensor<6xf32>)
```
and thus apply the `+3` twice (once in the extract slice and a second
time in the linalg.generic).
This PR fixes this to yield an offset of
`tensor.extract_slice %arg0[%i] [6] [1]` instead.
Added:
mlir/test/Dialect/Linalg/tile-offset.mlir
Modified:
mlir/lib/Dialect/Linalg/Utils/Utils.cpp
Removed:
################################################################################
diff --git a/mlir/lib/Dialect/Linalg/Utils/Utils.cpp b/mlir/lib/Dialect/Linalg/Utils/Utils.cpp
index 38e427af1c4846..d148067fe63433 100644
--- a/mlir/lib/Dialect/Linalg/Utils/Utils.cpp
+++ b/mlir/lib/Dialect/Linalg/Utils/Utils.cpp
@@ -596,8 +596,17 @@ computeSliceParameters(OpBuilder &builder, Location loc, Value valueToTile,
auto m = map.getSubMap({r});
LLVM_DEBUG(llvm::dbgs() << "computeSliceParameters: submap: " << m << "\n");
IRRewriter rewriter(builder);
- OpFoldResult offset = makeComposedFoldedAffineApply(rewriter, loc, m, lbs);
+ // The offset of the slice is m(lbs) - m(0).
+ SmallVector<Attribute> zeros(lbs.size(), rewriter.getIndexAttr(0));
+ SmallVector<Attribute> mAtZero;
+ [[maybe_unused]] auto res = m.constantFold(zeros, mAtZero);
+ assert(succeeded(res) && "affine_map must be evaluatable (not symbols)");
+ int64_t mAtZeroInt =
+ cast<IntegerAttr>(mAtZero[0]).getValue().getSExtValue();
+ OpFoldResult offset = makeComposedFoldedAffineApply(
+ rewriter, loc, m.getResult(0) - mAtZeroInt, lbs);
sliceParams.offsets.push_back(offset);
+
OpFoldResult closedIntSize =
makeComposedFoldedAffineApply(rewriter, loc, m, subShapeSizes);
// Resulting size needs to be made half open interval again.
diff --git a/mlir/test/Dialect/Linalg/tile-offset.mlir b/mlir/test/Dialect/Linalg/tile-offset.mlir
new file mode 100644
index 00000000000000..41763dd688c1e9
--- /dev/null
+++ b/mlir/test/Dialect/Linalg/tile-offset.mlir
@@ -0,0 +1,25 @@
+// RUN: mlir-opt %s -transform-interpreter -split-input-file | FileCheck %s
+
+// CHECK-LABEL: func @tile_offset
+// CHECK-SAME: %[[ARG0:[a-zA-Z0-9_]+]]:
+func.func @tile_offset(%arg0 : tensor<9xf32>) -> tensor<6xf32> {
+ %empty = tensor.empty() : tensor<6xf32>
+ // CHECK: scf.for %[[ITER:[a-zA-Z0-9_]+]] =
+ // CHECK: tensor.extract_slice %[[ARG0]][%[[ITER]]] [6] [1]
+ %generic = linalg.generic
+ {indexing_maps = [affine_map<(d0) -> (d0 + 3)>,
+ affine_map<(d0) -> (d0)>],
+ iterator_types = ["parallel"]} ins(%arg0: tensor<9xf32>) outs(%empty : tensor<6xf32>) {
+ ^bb0(%in : f32, %out: f32):
+ linalg.yield %in : f32
+ } -> tensor<6xf32>
+ return %generic : tensor<6xf32>
+}
+
+module attributes {transform.with_named_sequence} {
+ transform.named_sequence @__transform_main(%arg1: !transform.any_op {transform.readonly}) {
+ %0 = transform.structured.match ops{["linalg.generic"]} in %arg1 : (!transform.any_op) -> !transform.any_op
+ %1, %loop = transform.structured.tile_using_for %0 tile_sizes [3] : (!transform.any_op) -> (!transform.any_op, !transform.any_op)
+ transform.yield
+ }
+}
More information about the Mlir-commits
mailing list