[Mlir-commits] [mlir] [MLIR][NVVM] Fix links in OP definition (PR #125865)

[Durgadoss R]

================
@@ -476,8 +476,7 @@ def NVVM_BarrierArriveOp : NVVM_PTXBuilder_Op<"barrier.arrive">
     The default barrier id is 0 that is similar to `nvvm.barrier` Op. When 
     `barrierId` is not present, the default barrier id is used. 
 
-    [For more information, see PTX ISA]
-    (https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-bar)
+    [For more information, see PTX ISA](https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-bar)
   }];
----------------
durga4github wrote:

ok, so the links work as expected only when they are in the same line (as the [for more info..] line), is it ?

https://github.com/llvm/llvm-project/pull/125865