[Mlir-commits] [mlir] [mlir][amdgpu] Define an amdgpu.scaling_mfma wrapper (PR #137498)

[Krzysztof Drewniak]

================
@@ -506,6 +506,40 @@ LogicalResult GatherToLDSOp::verify() {
   return success();
 }
 
+LogicalResult ScaledMFMAOp::verify() {
+  unsigned opselA = getOpselA() >> 8;
+  unsigned opselB = getOpselB() >> 8;
+
+  if (opselA != 0)
+    return emitOpError("Opsel A must be a zero extended 8 bit value");
----------------
krzysz00 wrote:

No

`opselA` and `opselB` are `0 <= i < 4` ... and I think there's a way to specify this constraint in Tablegen

https://github.com/llvm/llvm-project/pull/137498