[Mlir-commits] [mlir] [mlir][vector] Add more patterns to Vector Linearize transformation (PR #136193)
Nishant Patel
llvmlistbot at llvm.org
Wed Apr 23 09:51:02 PDT 2025
================
@@ -27,6 +27,10 @@
using namespace mlir;
static bool isLessThanTargetBitWidth(Operation *op, unsigned targetBitWidth) {
+ // For BW-0, all operations are legal
+ if (targetBitWidth == 0)
----------------
nbpatel wrote:
I briefly looked at it. I'm ok with that change, but can we commit this first if possible?
https://github.com/llvm/llvm-project/pull/136193
More information about the Mlir-commits
mailing list