[Mlir-commits] [mlir] d338bdc - [mlir][linalg][NFC] Update elementwise docs to match op name (#135999)

[llvmlistbot at llvm.org]

Author: Adam Siemieniuk
Date: 2025-04-16T22:02:52+02:00
New Revision: d338bdc9fe72aef1d9d2043d569fd94eb57db111

URL: https://github.com/llvm/llvm-project/commit/d338bdc9fe72aef1d9d2043d569fd94eb57db111
DIFF: https://github.com/llvm/llvm-project/commit/d338bdc9fe72aef1d9d2043d569fd94eb57db111.diff

LOG: [mlir][linalg][NFC] Update elementwise docs to match op name (#135999)

Updates linalg.elementwise op description to replace older abbreviated
mnemonic with its current form.

Added: 
    

Modified: 
    mlir/include/mlir/Dialect/Linalg/IR/LinalgStructuredOps.td

Removed: 
    


################################################################################
diff  --git a/mlir/include/mlir/Dialect/Linalg/IR/LinalgStructuredOps.td b/mlir/include/mlir/Dialect/Linalg/IR/LinalgStructuredOps.td
index 308e39a9a51e1..b9edcc92e81a9 100644
--- a/mlir/include/mlir/Dialect/Linalg/IR/LinalgStructuredOps.td
+++ b/mlir/include/mlir/Dialect/Linalg/IR/LinalgStructuredOps.td
@@ -565,18 +565,18 @@ def ElementwiseOp : LinalgStructuredBase_Op<"elementwise", [
 
     Example:
 
-    Defining a unary linalg.elemwise with default indexing-map:
+    Defining a unary linalg.elementwise with default indexing-map:
     ```mlir
-    %exp = linalg.elemwise
-        kind=#linalg.elemwise_kind<exp>
+    %exp = linalg.elementwise
+        kind=#linalg.elementwise_kind<exp>
         ins(%x : tensor<4x16x8xf32>)
         outs(%y: tensor<4x16x8xf32>) -> tensor<4x16x8xf32>
     ```
 
-    Defining a binary linalg.elemwise with user-defined indexing-map:
+    Defining a binary linalg.elementwise with user-defined indexing-map:
     ```mlir
-    %add = linalg.elemwise
-        kind=#linalg.elemwise_kind<add>
+    %add = linalg.elementwise
+        kind=#linalg.elementwise_kind<add>
         indexing_maps = [#transpose, #broadcast, #identity]
         ins(%exp, %arg1 : tensor<4x16x8xf32>, tensor<4x16xf32>)
         outs(%arg2: tensor<4x8x16xf32>) -> tensor<4x8x16xf32>