[Mlir-commits] [llvm] [mlir] [mlir][x86vector] Simplify intrinsic generation (PR #133692)
Andrzej WarzyĆski
llvmlistbot at llvm.org
Tue Apr 8 09:25:40 PDT 2025
================
@@ -182,79 +100,34 @@ struct DotOpConversion : public ConvertOpToLLVMPattern<DotOp> {
LogicalResult
matchAndRewrite(DotOp op, OpAdaptor adaptor,
ConversionPatternRewriter &rewriter) const override {
- auto opType = adaptor.getA().getType();
- Type llvmIntType = IntegerType::get(&getTypeConverter()->getContext(), 8);
+ Type llvmIntType = rewriter.getIntegerType(8);
----------------
banach-space wrote:
[nit] `llvmByteType` or `llvmInt8Type`? I guess at this level you can assume that byte is 8 bits?
https://github.com/llvm/llvm-project/pull/133692
More information about the Mlir-commits
mailing list