[Mlir-commits] [mlir] [mlir][AMDGPU] Add a scheduling barrier guard around inlineAsm lds.barrier (PR #109678)
Matt Arsenault
llvmlistbot at llvm.org
Mon Sep 23 09:28:14 PDT 2024
https://github.com/arsenm commented:
This makes no sense. Asm should not be used and is already the strongest barrier
https://github.com/llvm/llvm-project/pull/109678
More information about the Mlir-commits
mailing list