[Mlir-commits] [mlir] [MLIR][GPU] Lower subgroup query ops in gpu-to-llvm-spv (PR #108839)
Victor Perez
llvmlistbot at llvm.org
Tue Sep 17 04:02:31 PDT 2024
================
@@ -341,13 +346,21 @@ struct GPUSubgroupOpConversion final : ConvertOpToLLVMPattern<SubgroupOp> {
Operation *moduleOp =
op->template getParentWithTrait<OpTrait::SymbolTable>();
- Type resultType = rewriter.getI32Type();
+ Type resultTy = rewriter.getI32Type();
LLVM::LLVMFuncOp func =
- lookupOrCreateSPIRVFn(moduleOp, funcName, {}, resultType,
+ lookupOrCreateSPIRVFn(moduleOp, funcName, {}, resultTy,
/*isMemNone=*/false, /*isConvergent=*/false);
Location loc = op->getLoc();
Value result = createSPIRVBuiltinCall(loc, rewriter, func, {}).getResult();
+
----------------
victor-eds wrote:
Also, can we not assert on unexpected index bitwidth?
https://github.com/llvm/llvm-project/pull/108839
More information about the Mlir-commits
mailing list