[Mlir-commits] [llvm] [mlir] [MLIR][ROCDL] Add dynamically legal ops to LowerGpuOpsToROCDLOpsPass (PR #108302)

Paul C Fuqua llvmlistbot at llvm.org
Thu Sep 12 10:27:50 PDT 2024

Previous message: [Mlir-commits] [llvm] [mlir] [MLIR][ROCDL] Add dynamically legal ops to LowerGpuOpsToROCDLOpsPass (PR #108302)
Next message: [Mlir-commits] [mlir] aa60a3e - [mlir][AMDGPU] Support vector<2xf16> inputs to buffer atomic fadd (#108286)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

pcf000 wrote:

Transient failure, builds 4876 and 4877 had no problems.

https://github.com/llvm/llvm-project/pull/108302

Previous message: [Mlir-commits] [llvm] [mlir] [MLIR][ROCDL] Add dynamically legal ops to LowerGpuOpsToROCDLOpsPass (PR #108302)
Next message: [Mlir-commits] [mlir] aa60a3e - [mlir][AMDGPU] Support vector<2xf16> inputs to buffer atomic fadd (#108286)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Mlir-commits mailing list