[Mlir-commits] [mlir] [MLIR] VectorEmulateNarrowType to support loading of unaligned vectors (PR #113411)

[llvmlistbot at llvm.org]

================
@@ -0,0 +1,67 @@
+// RUN: mlir-opt --test-emulate-narrow-int="arith-compute-bitwidth=1 memref-load-bitwidth=8" --cse --split-input-file %s | FileCheck %s
----------------
MaheshRavishankar wrote:

I think we should add a dynamic access example as well.

https://github.com/llvm/llvm-project/pull/113411