[Mlir-commits] [mlir] Allow 16 bit floating point operand for `LLVM_AtomicRMWOp fadd` (PR #110553)

Matt Arsenault llvmlistbot at llvm.org
Wed Oct 2 12:32:38 PDT 2024


================
@@ -1535,11 +1536,13 @@ llvm.func @atomicrmw(
   %17 = llvm.atomicrmw usub_cond %i32_ptr, %i32 monotonic : !llvm.ptr, i32
   // CHECK: atomicrmw usub_sat ptr %{{.*}}, i32 %{{.*}} monotonic
   %18 = llvm.atomicrmw usub_sat %i32_ptr, %i32 monotonic : !llvm.ptr, i32
+  // CHECK: atomicrmw fadd ptr %{{.*}}, <2 x half> %{{.*}} monotonic
+  %19 = llvm.atomicrmw fadd %f16_vec_ptr, %f16_vec monotonic : !llvm.ptr, vector<2xf16>
----------------
arsenm wrote:

You're applying a bunch of restrictions to these that simply do not exist in the underlying IR. FP vectors are supported for all the FP operations (except xchg, for now, which doesn't really count) 

https://github.com/llvm/llvm-project/pull/110553


More information about the Mlir-commits mailing list