[Mlir-commits] [mlir] [MLIR] fix _f64ElementsAttr in ir.py (PR #91176)
Yuanqiang Liu
llvmlistbot at llvm.org
Mon May 6 02:14:18 PDT 2024
https://github.com/qingyunqu created https://github.com/llvm/llvm-project/pull/91176
it seems a typo.
>From 2cf59bf728793e83844db46c3b034f83d110267d Mon Sep 17 00:00:00 2001
From: Yuanqiang Liu <liuyuanqiang.yqliu at bytedance.com>
Date: Mon, 6 May 2024 17:13:23 +0800
Subject: [PATCH] [MLIR] fix _f64ElementsAttr in ir.py
---
mlir/python/mlir/ir.py | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/mlir/python/mlir/ir.py b/mlir/python/mlir/ir.py
index eb7f035fec7c1f..80c965b2d0eb2c 100644
--- a/mlir/python/mlir/ir.py
+++ b/mlir/python/mlir/ir.py
@@ -274,7 +274,7 @@ def _memref_type_attr(x, context):
@register_attribute_builder("F64ElementsAttr")
def _f64ElementsAttr(x, context):
return DenseElementsAttr.get(
- np.array(x, dtype=np.int64),
+ np.array(x, dtype=np.float64),
type=F64Type.get(context=context),
context=context,
)
More information about the Mlir-commits
mailing list