[Mlir-commits] [mlir] [MLIR] Add index bitwidth to the DataLayout (PR #85927)
Oleksandr Alex Zinenko
llvmlistbot at llvm.org
Wed Mar 20 08:33:00 PDT 2024
================
@@ -69,24 +74,17 @@ module attributes { dlti.dl_spec = #dlti.dl_spec<
// CHECK: alloca_memory_space = 5
// CHECK: bitsize = 64
// CHECK: global_memory_space = 2
+ // CHECK: index = 64
// CHECK: preferred = 8
// CHECK: program_memory_space = 3
// CHECK: size = 8
// CHECK: stack_alignment = 128
"test.data_layout_query"() : () -> !llvm.ptr<5>
- // CHECK: alignment = 4
- // CHECK: alloca_memory_space = 5
- // CHECK: bitsize = 32
- // CHECK: global_memory_space = 2
- // CHECK: preferred = 8
- // CHECK: program_memory_space = 3
- // CHECK: size = 4
- // CHECK: stack_alignment = 128
- "test.data_layout_query"() : () -> !llvm.ptr<3>
----------------
ftynse wrote:
Ok. May have been a different pointee type when introduced.
https://github.com/llvm/llvm-project/pull/85927
More information about the Mlir-commits
mailing list