[Mlir-commits] [llvm] [mlir] [mlir][AMDGPU] Implement AMDGPU DPP operation in MLIR. (PR #89233)

Matt Arsenault llvmlistbot at llvm.org
Thu Jun 6 09:43:12 PDT 2024


arsenm wrote:

> @arsenm Are there other DPPable datatypes that have been enabled recently?

Any legal 32-bit or 64-bit type should work (i32/32-bit pointer, i64/64-bit pointer, <2 x i16>, <4 x i16> ...)

https://github.com/llvm/llvm-project/pull/89233


More information about the Mlir-commits mailing list