[Mlir-commits] [llvm] [mlir] [clang] [AArch64][SME] Remove immediate argument restriction for svldr and svstr (PR #68565)

Sam Tebbs llvmlistbot at llvm.org
Wed Nov 15 08:15:19 PST 2023


================
@@ -4850,6 +4852,93 @@ SDValue AArch64TargetLowering::getPStateSM(SelectionDAG &DAG, SDValue Chain,
                      Mask);
 }
 
+// Lower an SME LDR/STR ZA intrinsic to LDR_ZA_PSEUDO or STR_ZA.
----------------
SamTebbs33 wrote:

And it's no longer precise as we lower it to the SDNode first.

https://github.com/llvm/llvm-project/pull/68565


More information about the Mlir-commits mailing list