[Mlir-commits] [mlir] e35b606 - [mlir][sparsifier] fix `isAdmissibleBSR` (#72195)

llvmlistbot at llvm.org llvmlistbot at llvm.org
Tue Nov 14 14:56:38 PST 2023


Author: Maksim Levental
Date: 2023-11-14T16:56:34-06:00
New Revision: e35b6062809387b8a83d7ac35004fdfeff0740e5

URL: https://github.com/llvm/llvm-project/commit/e35b6062809387b8a83d7ac35004fdfeff0740e5
DIFF: https://github.com/llvm/llvm-project/commit/e35b6062809387b8a83d7ac35004fdfeff0740e5.diff

LOG: [mlir][sparsifier] fix `isAdmissibleBSR` (#72195)

Fixes https://github.com/llvm/llvm-project/issues/72194.

Added: 
    

Modified: 
    mlir/lib/Dialect/SparseTensor/Transforms/SparseGPUCodegen.cpp

Removed: 
    


################################################################################
diff  --git a/mlir/lib/Dialect/SparseTensor/Transforms/SparseGPUCodegen.cpp b/mlir/lib/Dialect/SparseTensor/Transforms/SparseGPUCodegen.cpp
index fb090890a46dfd5..927fc71f84a85a8 100644
--- a/mlir/lib/Dialect/SparseTensor/Transforms/SparseGPUCodegen.cpp
+++ b/mlir/lib/Dialect/SparseTensor/Transforms/SparseGPUCodegen.cpp
@@ -436,7 +436,7 @@ static bool isAdmissibleBSR(SparseTensorType &aTp) {
     // CuSparse only supports "square" blocks currently.
     SmallVector<unsigned> dims = getBlockSize(aTp.getDimToLvl());
     assert(dims.size() == 2);
-    return dims[0] = dims[1] && dims[0] > 1;
+    return dims[0] == dims[1] && dims[0] > 1;
   }
   return false;
 }


        


More information about the Mlir-commits mailing list