[Mlir-commits] [mlir] [mlir][sparse] unify support of (dis)assemble between direct IR/lib path (PR #71880)
Peiming Liu
llvmlistbot at llvm.org
Fri Nov 10 12:24:55 PST 2023
================
@@ -766,40 +767,59 @@ SparseTensorStorage<P, C, V>::SparseTensorStorage(
const uint64_t *dim2lvl, const uint64_t *lvl2dim, const intptr_t *lvlBufs)
: SparseTensorStorage(dimRank, dimSizes, lvlRank, lvlSizes, lvlTypes,
dim2lvl, lvl2dim) {
+ // Note that none of the buffers cany be reused because ownership
----------------
PeimingLiu wrote:
typo: cany -> can
https://github.com/llvm/llvm-project/pull/71880
More information about the Mlir-commits
mailing list