[llvm-testresults] buildbot failure in lab.llvm.org on phase2 - living

llvmlab-buildmaster at lab.llvm.org llvmlab-buildmaster at lab.llvm.org
Tue Sep 10 05:32:21 PDT 2013


The Buildbot has detected a new failure on builder phase2 - living while building lab.llvm.org.
Full details are available at:
 http://lab.llvm.org:8013/builders/phase2%20-%20living/builds/5471

Buildbot URL: http://lab.llvm.org:8013/

Buildslave for this Build: macpro1

Build Reason: scheduler
Build Source Stamp: 190402
Blamelist: djasper,dsanders,eugenis,rsandifo,vmedic

BUILD FAILED: failed

sincerely,
 -The Buildbot


================================================================================

CHANGES:
Files:
 lib/Target/Mips/AsmParser/MipsAsmParser.cpp
 test/MC/Mips/mips-fpu-instructions.s
On: smooshlab-project
At: Tue 10 Sep 2013 02:56:43
Changed By: vmedic
Comments: Add test cases for Mips mthc1/mfhc1 instructions. Add check for odd value of register when PFU is 32 bit.Properties: 
  phase_id: r190398-t20130910_025843-b11425



Files:
 include/llvm/IR/IntrinsicsMips.td
 lib/Target/Mips/MipsMSAInstrInfo.td
 test/CodeGen/Mips/msa/3r-d.ll
On: smooshlab-project
At: Tue 10 Sep 2013 02:56:43
Changed By: dsanders
Comments: [mips][msa] Removed unsupported dot product instructions (dotp_[su].b)

The dotp_[su].b instructions never existed in any revision of the MSA spec.

Properties: 
  phase_id: r190398-t20130910_025843-b11425



Files:
 include/clang/Basic/BuiltinsMips.def
 test/CodeGen/builtins-mips-msa.c
On: smooshlab-project
At: Tue 10 Sep 2013 03:16:43
Changed By: dsanders
Comments: [mips][msa] Removed unsupported dot product instructions (dotp_[su].b).

The dotp_[su].b instructions never existed in any revision of the MSA spec.

Properties: 
  phase_id: r190399-t20130910_031843-b11426



Files:
 lib/Target/SystemZ/SystemZISelLowering.cpp
 lib/Target/SystemZ/SystemZISelLowering.h
 lib/Target/SystemZ/SystemZInstrInfo.td
 lib/Target/SystemZ/SystemZOperators.td
 test/CodeGen/SystemZ/int-cmp-48.ll
 test/MC/Disassembler/SystemZ/insns.txt
 test/MC/SystemZ/insn-bad.s
 test/MC/SystemZ/insn-good.s
On: smooshlab-project
At: Tue 10 Sep 2013 03:26:43
Changed By: rsandifo
Comments: [SystemZ] Add TM and TMY

The main complication here is that TM and TMY (the memory forms) set
CC differently from the register forms.  When the tested bits contain
some 0s and some 1s, the register forms set CC to 1 or 2 based on the
value the uppermost bit.  The memory forms instead set CC to 1
regardless of the uppermost bit.

Until now, I've tried to make it so that a branch never tests for an
impossible CC value.  E.g. NR only sets CC to 0 or 1, so branches on the
result will only test for 0 or 1.  Originally I'd tried to do the same
thing for TM and TMY by using custom matching code in ISelDAGToDAG.
That ended up being very ugly though, and would have meant duplicating
some of the chain checks that the common isel code does.

I've therefore gone for the simpler alternative of adding an extra
operand to the TM DAG opcode to say whether a memory form would be OK.
This means that the inverse of a "TM;JE" is "TM;JNE" rather than the
more precise "TM;JNLE", just like the inverse of "TMLL;JE" is "TMLL;JNE".
I suppose that's arguably less confusing though...
Properties: 
  phase_id: r190400-t20130910_034230-b11427



Files:
 lib/Format/TokenAnnotator.cpp
 unittests/Format/FormatTest.cpp
On: smooshlab-project
At: Tue 10 Sep 2013 03:30:43
Changed By: djasper
Comments: clang-format: Understand function type typedefs with typeof.

Before:
  typedef typeof(int(int, int)) * MyFunc;
After:
  typedef typeof(int(int, int)) *MyFunc;

This fixes llvm.org/PR17178.Properties: 
  phase_id: r190401-t20130910_034948-b11428



Files:
 include/sanitizer/msan_interface.h
 lib/msan/lit_tests/malloc_hook.cc
 lib/msan/msan_allocator.cc
 lib/msan/msan_interface_internal.h
On: smooshlab-project
At: Tue 10 Sep 2013 04:10:43
Changed By: eugenis
Comments: [msan] bool -> int to make msan_interface.h C-compatible.
Properties: 
  phase_id: r190402-t20130910_041243-b11429



LOGS:






More information about the llvm-testresults mailing list