[llvm-testresults] buildbot failure in smooshlab on clang-i386-darwin9
daniel_dunbar at apple.com
daniel_dunbar at apple.com
Mon Mar 8 19:34:29 PST 2010
The Buildbot has detected a new failure of clang-i386-darwin9 on smooshlab.
Full details are available at:
http://smooshlab.apple.com:8010/builders/clang-i386-darwin9/builds/6062
Buildbot URL: http://smooshlab.apple.com:8010/
Buildslave for this Build: ddunbar2.apple.com
Build Reason:
Build Source Stamp: 98043
Blamelist: evancheng
BUILD FAILED: failed test-llvm
sincerely,
-The Buildbot
================================================================================
CHANGES:
Files:
lib/CodeGen/LLVMTargetMachine.cpp
lib/CodeGen/MachineCSE.cpp
At: Mon 08 Mar 2010 19:24:24
Changed By: evancheng
Comments: - Make the machine cse dumb coalescer (as opposed to the more awesome simple
coalescer) handle sub-register classes.
- Add heuristics to avoid non-profitable cse. Given the current lack of live
range splitting, avoid cse when an expression has PHI use and the would be
new use is in a BB where the expression wasn't already being used.
Properties:
LOGS:
Last 10 lines of 'stdio':
LLVM :: CodeGen/X86/coalesce-esp.ll
LLVM :: CodeGen/X86/pre-split6.ll
LLVM :: CodeGen/X86/stack-color-with-reg.ll
Expected Passes : 4541
Expected Failures : 23
Unsupported Tests : 512
Unexpected Failures: 26
make[1]: *** [check-local-lit] Error 1
make: *** [check-lit] Error 2
Last 10 lines of 'fail':
LLVM :: CodeGen/Blackfin/simple-select.ll
LLVM :: CodeGen/Blackfin/switch2.ll
LLVM :: CodeGen/PowerPC/indirectbr.ll
LLVM :: CodeGen/Thumb/2009-08-20-ISelBug.ll
LLVM :: CodeGen/Thumb2/machine-licm.ll
LLVM :: CodeGen/X86/2007-10-16-IllegalAsm.ll
LLVM :: CodeGen/X86/2009-08-06-inlineasm.ll
LLVM :: CodeGen/X86/coalesce-esp.ll
LLVM :: CodeGen/X86/pre-split6.ll
LLVM :: CodeGen/X86/stack-color-with-reg.ll
Last 10 lines of 'xfail':
LLVM :: CodeGen/X86/pre-split1.ll
LLVM :: CodeGen/X86/umul-with-carry.ll
LLVM :: LLVMC/MultiplePluginPriorities.td
LLVM :: LLVMC/OutputSuffixHook.td
LLVM :: MC/AsmParser/directive_lsym.s
LLVM :: MC/AsmParser/exprs-invalid.s
LLVM :: Transforms/GVN/rle-no-phi-translate.ll
LLVM :: Transforms/IndVarSimplify/loop_evaluate_6.ll
LLVM :: Transforms/TailCallElim/nocapture.ll
LLVM :: Transforms/TailDup/2008-06-11-AvoidDupLoopHeader.ll
Last 10 lines of 'unsupported':
LLVM :: LLVMC/C++/hello.cpp
LLVM :: LLVMC/C++/together.cpp
LLVM :: LLVMC/C/emit-llvm.c
LLVM :: LLVMC/C/hello.c
LLVM :: LLVMC/C/include.c
LLVM :: LLVMC/C/opt-test.c
LLVM :: LLVMC/C/sink.c
LLVM :: LLVMC/C/wall.c
LLVM :: LLVMC/ObjC++/hello.mm
LLVM :: LLVMC/ObjC/hello.m
Last 10 lines of 'indirectbr.ll':
<stdin>:6:7: note: scanning from here
_foo: @ @foo
^
<stdin>:16:2: note: possible intended match here
mov pc, r2
^
--
********************
Last 10 lines of '2009-08-11-regscavenger-csr.ll':
- function: cttztest
- basic block: 0x20370e4 (BB#0)
- instruction: %reg1066<def> = SETEQdd %reg1055, %reg1053
- operand 2: %reg1053
Expected a D register, but got a DP register
LLVM ERROR: Found 8 machine code errors.
--
********************
Last 10 lines of '2009-08-15-livein-subreg.ll':
- function: foo
- basic block: entry 0x2037214 (BB#4)
- instruction: %reg1044<def> = SETEQdd %reg1042, %reg1043
- operand 2: %reg1043
Expected a D register, but got a GR register
LLVM ERROR: Found 3 machine code errors.
--
********************
Last 10 lines of '2009-08-15-missingdead.ll':
- function: testissue
- basic block: bb1 0x2037330 (BB#1)
- instruction: %reg1042<def> = SETLTdd %reg1028, %reg1041
- operand 2: %reg1041
Expected a D register, but got a DP register
LLVM ERROR: Found 1 machine code errors.
--
********************
Last 10 lines of 'add-overflow.ll':
- function: func2
- basic block: entry 0x2037ee4 (BB#0)
- instruction: %reg1028<def> = AND %reg1027, %reg1026
- operand 2: %reg1026
Expected a D register, but got a GR register
LLVM ERROR: Found 1 machine code errors.
--
********************
Last 10 lines of 'addsub-i128.ll':
- function: test_add
- basic block: entry 0x20370e4 (BB#0)
- instruction: %reg1047<def> = ADD %reg1042, %reg1043, %AZ<imp-def>, %AN<imp-def>, %AC0<imp-def>, %V<imp-def>, %VS<imp-def>
- operand 2: %reg1043
Expected a D register, but got a DP register
LLVM ERROR: Found 5 machine code errors.
--
********************
Last 10 lines of 'basic-i64.ll':
- function: add
- basic block: 0x20370e4 (BB#0)
- instruction: %reg1030<def> = ADD %reg1025, %reg1029, %AZ<imp-def>, %AN<imp-def>, %AC0<imp-def>, %V<imp-def>, %VS<imp-def>
- operand 2: %reg1029
Expected a D register, but got a DP register
LLVM ERROR: Found 1 machine code errors.
--
********************
Last 10 lines of 'burg.ll':
- function: yyparse
- basic block: bb0 0x20380e4 (BB#0)
- instruction: %reg1028<def> = SUB %reg1025, %reg1026, %AZ<imp-def>, %AN<imp-def>, %AC0<imp-def>, %V<imp-def>, %VS<imp-def>
- operand 1: %reg1025
Expected a D register, but got a DP register
LLVM ERROR: Found 1 machine code errors.
--
********************
Last 10 lines of 'i17mem.ll':
- function: i17_ls
- basic block: 0x20370e4 (BB#0)
- instruction: %reg1032<def> = AND %reg1030, %reg1031
- operand 2: %reg1031
Expected a D register, but got a GR register
LLVM ERROR: Found 1 machine code errors.
--
********************
Last 10 lines of 'i1mem.ll':
- function: i1_ls
- basic block: 0x20370e4 (BB#0)
- instruction: %reg1028<def> = AND %reg1026, %reg1025
- operand 2: %reg1025
Expected a D register, but got a DP register
LLVM ERROR: Found 1 machine code errors.
--
********************
Last 10 lines of 'i216mem.ll':
- function: i216_ls
- basic block: 0x20370e4 (BB#0)
- instruction: %reg1030<def> = ADDimm7 %reg1028, 24, %AZ<imp-def>, %AN<imp-def>, %AC0<imp-def>, %V<imp-def>, %VS<imp-def>
- operand 1: %reg1028
Expected a D register, but got a GR register
LLVM ERROR: Found 1 machine code errors.
--
********************
Last 10 lines of 'i1ops.ll':
- function: adj
- basic block: entry 0x20370e4 (BB#0)
- instruction: %reg1028<def> = AND %reg1026, %reg1027
- operand 2: %reg1027
Expected a D register, but got a DP register
LLVM ERROR: Found 1 machine code errors.
--
********************
Last 10 lines of 'i256mem.ll':
- function: i17_ls
- basic block: 0x20370e4 (BB#0)
- instruction: %reg1032<def> = AND %reg1030, %reg1031
- operand 2: %reg1031
Expected a D register, but got a GR register
LLVM ERROR: Found 1 machine code errors.
--
********************
Last 10 lines of 'i56param.ll':
- function: i56_ls
- basic block: 0x20370e4 (BB#0)
- instruction: %reg1030<def> = ADDimm7 %reg1027, 4, %AZ<imp-def>, %AN<imp-def>, %AC0<imp-def>, %V<imp-def>, %VS<imp-def>
- operand 1: %reg1027
Expected a D register, but got a GR register
LLVM ERROR: Found 1 machine code errors.
--
********************
Last 10 lines of 'jumptable.ll':
<stdin>:1:2: note: scanning from here
.file "<stdin>"
^
<stdin>:1:9: note: possible intended match here
.file "<stdin>"
^
--
********************
Last 10 lines of 'load-i16.ll':
- function: f
- basic block: entry 0x20370e4 (BB#0)
- instruction: %reg1032<def> = ADD %reg1025, %reg1031, %AZ<imp-def>, %AN<imp-def>, %AC0<imp-def>, %V<imp-def>, %VS<imp-def>
- operand 1: %reg1025
Expected a D register, but got a DP register
LLVM ERROR: Found 2 machine code errors.
--
********************
Last 10 lines of 'simple-select.ll':
- function: test
- basic block: 0x2037ee4 (BB#0)
- instruction: %reg1032<def> = AND %reg1030, %reg1031
- operand 2: %reg1031
Expected a D register, but got a DP register
LLVM ERROR: Found 1 machine code errors.
--
********************
Last 10 lines of 'switch2.ll':
- function: FindChar
- basic block: bb 0x20381e0 (BB#3)
- instruction: %reg1035<def> = SETNEdd %reg1032, %reg1034
- operand 2: %reg1034
Expected a D register, but got a GR register
LLVM ERROR: Found 2 machine code errors.
--
********************
Last 10 lines of 'indirectbr.ll':
<stdin>:24:1: note: scanning from here
LBB1_2: ; %bb3
^
<stdin>:49:2: note: possible intended match here
addis r4, r4, ha16(L_BA4__foo_L5-"L1$pb")
^
--
********************
Last 10 lines of '2009-08-20-iselbug.ll':
<stdin>:10:5: note: scanning from here
_t: @ @t
^
<stdin>:33:2: note: possible intended match here
adds r0, #8
^
--
********************
More information about the llvm-testresults
mailing list