[llvm-dev] ISA semantics

[Kenneth Adam Miller via llvm-dev]

Hello all,

I'm perusing the LLVM source, and I need to know where the ISA mappings are
kept in source for the semantics of a given architecture. Like, say I'm
compiling to arm, I would like to know for the compiler to pick an opcode,
say 0x1, that 0x1 corresponds to xyz operations that the compiler knows
about. Where or what file tells the compiler this? Is there any convention
for targets, where this can be regularly expected to be for a given target?
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20220128/ad25e952/attachment.html>