[llvm-dev] RFC: New mechanism for hard register operands to inline asm

[Blumenthal, Uri - 0553 - MITLL via llvm-dev]

We wanted to bring up the possibility of introducing a new inline asm constraint for all targets. This new constraint is meant to be used as a replacement for the register asm construct. Part of the motivation behind this proposal is to come up with something that is a bit nicer and more obvious to use. The new inline asm constraint would be as follows:

{“<register-name>”} (operand name) ...

 

This is somewhat similar to Rust's new inline assembly syntax:

https://github.com/rust-lang/rfcs/blob/master/text/2873-inline-asm.md#explicit-register-operands

 

We are very interested in hearing opinions on the above proposal!

 

I think this is a good idea!

 

I second this – an excellent idea!

 

Thanks!

 

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20210622/2c188e74/attachment-0001.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: smime.p7s
Type: application/pkcs7-signature
Size: 5249 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20210622/2c188e74/attachment-0001.bin>