[llvm-dev] LLVM AsmMatcher / AsmParser question - register number with dot modifier

[Przemyslaw Ossowski via llvm-dev]

Hi,



I am trying to implement support for asm matching for instruction which
uses three registers (operands).

And sometimes the register could have a suffix like .M.



For example:

add x1, x2, x3

and sometimes:

add x1.M, x.2, x.3



For the second case I’ve defined instruction as follows:

 (outs REGCLASS:$x1),

 (ins REGCLASS:$x2, REGCLASS:$x3),

“add\t\t${x1}.M, ${x2}, ${x3}"



But AsmParser doesn’t recognize the case with .M returning "invalid operand
for instruction".



Should I define .M as separate operand for example:

(outs REGCLASS:$x1),

(ins REGCLASS:$x2, REGCLASS:$x3, REGMOD:$MOD)

“add\t\t${x1}.${MOD}, ${x2}, ${x3}"



But in such case it still doesn’t recognize “x1.M”, because as I understand
it separates operands just with “,” (comma).



What approach should I take?

Is there any example of such a case in any Target?



Thanks,

Przemek
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20210211/527edb93/attachment.html>