[llvm-dev] Register allocation constraints

[黄岚之观 via llvm-dev]

Hi,
  I have a problem during my development of a backend. There are some
target instructions with multiple outputs, for example an instructionX with
2 inputs and 2 outputs:
  def1, def2 = InstructionX op1, op2
  The defs above must be allocated in consecutive target physical registers.
  Is it possible to describe the constraints with tablegen and let the
register allocator get all the things done or is regalloc hints related api
designed just to solve the problem? Any suggestions?
  Thanks

lanzhiguanhuang
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20191012/1e3a5c1f/attachment.html>