[llvm-dev] PowerPC wait encoding is invalid for e500mc
vit9696 via llvm-dev
llvm-dev at lists.llvm.org
Wed Nov 28 13:19:33 PST 2018
Hello,
Power ISA 2.07B and 3.0B have different encodings for wait instruction (0x7C00007C vs 0x7C00003C). We happen to partially support the latter, and mistakingly emit the wrong opcode for targets like e500mc.
I submitted a bugreport at https://bugs.llvm.org/show_bug.cgi?id=39834 <https://bugs.llvm.org/show_bug.cgi?id=39834> with all the necessary details.
Since I am not familiar with llvm tablegen well enough to quickly write a patch that will support both variants of the instruction, a fix or a reference on how to conditionally emit different opcodes will be appreciated.
Best regards,
Vit
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20181129/b807ab91/attachment-0001.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 833 bytes
Desc: Message signed with OpenPGP
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20181129/b807ab91/attachment-0001.sig>
More information about the llvm-dev
mailing list