[llvm-dev] [GlobalISel] gen-global-isel failed to work

[Leslie Zhai via llvm-dev]

Hi Daniel,

Thanks for your response!


在 2017年12月19日 18:53, Daniel Sanders 写道:
> Hi Leslie,
>
> There should be a definition of GPR8RegClassID in $build_dir/lib/Target/AVR/AVRGenRegisterInfo.inc which should be included by AVRRegisterInfo.h. AArch64 includes its AArch64RegisterInfo.h in AArch64InstructionSelector.cpp but it seems that ARM gets it indirectly when it includes ARMSubtarget.h. It looks like you need to add '#include "AVRRegisterInfo.h"' to AVRInstructionSelector.h.
>
> Hope that helps
Still failed to work :( 
https://github.com/xiangzhai/llvm/commit/1fc76db7f6fda156d2d0a2bafa6d8ea4c43a7e40
It must be my stupid bug... I need to read the Resources more carefully! 
http://llvm.org/docs/GlobalISel.html


>
>> On 19 Dec 2017, at 09:36, Leslie Zhai via llvm-dev <llvm-dev at lists.llvm.org> wrote:
>>
>> Hi LLVM developers,
>>
>> I am porting GlobalISel to AVR Target, try to delete SelectionDAG in 100* commits :) https://github.com/xiangzhai/llvm/tree/avr/lib/Target/AVR
>>
>> I just copy ARMCallLowering, ARMRegisterBankInfo, ARMLegalizerInfo, ARMInstructionSelector, ARMRegisterBanks.td into AVR target's folder, then renamed them to AVRXXX
>>
>> Removed ARM related code, for example:
>>
>> * AEABI (eabi)
>>
>> * hasDivideInXXXMode
>>
>> * useSoftFloat (soft-float-point), hasVFP2
>>
>> Overrided addIRTranslator, addLegalizeMachineIR, addRegBankSelectaddGlobalInstructionSelect in AVRTargetMachine.
>>
>> Added AVRGenGlobalISel.inc to CMakeLists.txt for tablegen, also *.cpp related to GlobalISel.
>>
>> Also added GlobalISel dependence to LLVMBuild.txt
>>
>> But tablegen is failed to generate AVRGenGlobalISel.inc:
>>
>>
>> [ 53%] Building CXX object lib/Target/AVR/CMakeFiles/LLVMAVRCodeGen.dir/AVRLegalizerInfo.cpp.o
>> In file included from /data/project/xiangzhai/llvm/lib/Target/AVR/AVRInstructionSelector.cpp:103:
>> /data/project/xiangzhai/llvm/build/lib/Target/AVR/AVRGenGlobalISel.inc:112:64: error: no member named
>>        'GPR8RegClassID' in namespace 'llvm::AVR'; did you mean 'GPR8RegClass'?
>>          GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AVR::GPR8RegClassID,
>> ~~~~~^~~~~~~~~~~~~~
>> GPR8RegClass
>> /data/project/xiangzhai/llvm/build/lib/Target/AVR/AVRGenRegisterInfo.inc:827:36: note: 'GPR8RegClass'
>>        declared here
>>    extern const TargetRegisterClass GPR8RegClass;
>>                                     ^
>>
>>
>> The general purpose registers, such as GPR8, defined in AVRRegisterInfo.td like this https://github.com/xiangzhai/llvm/blob/avr/lib/Target/AVR/AVRRegisterInfo.td#L114
>>
>> Why auto-generated GPR8RegClassID, but not GPR8RegClass, where is the ID come from? please give me some hint, thanks a lot!
>>
>> -- 
>> Regards,
>> Leslie Zhai - https://reviews.llvm.org/p/xiangzhai/
>>
>>
>>
>> _______________________________________________
>> LLVM Developers mailing list
>> llvm-dev at lists.llvm.org
>> http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev

-- 
Regards,
Leslie Zhai - https://reviews.llvm.org/p/xiangzhai/